Switzerland hosts the 'CERN of chip research' (cross-border guide)

Di Valerie Linc · Published on

Canton Ticino becomes the 'CERN of chip research' with the arrival of RISC-V, an open-source movement revolutionizing the semiconductor industry.

Contesto

TL;DR - Canton Ticino becomes hub for chip research with RISC-V. - ETH Zurich designs 75 chips using open-source ISA RISC-V. - RISC-V offers 100-fold efficiency increase in machine learning. ## Key facts - Cosa: RISC-V is an open-source ISA for chip design. - Quando: RISC-V was developed in 2010 at UC Berkeley. - Dove: RISC-V International Association moved to Zurich in 2020. - Chi: ETH Zurich is a founding member of RISC-V International. - Importo: ETH researchers developed around 75 chips using RISC-V. - Efficienza: RISC-V processors show 100-fold efficiency increase. - Focus: Switzerland focuses on ultra-low-power semiconductors. Canton Ticino has become the 'CERN of chip research', welcoming an open-source movement that is transforming the semiconductor industry. The rapid growth of artificial intelligence has imposed new and demanding requirements on the semiconductor sector, which now needs advanced and specialized chips. This has given fresh momentum to Swiss institutions like the Swiss Federal Institute of Technology Zurich (ETH), which are working on designing the next generation of semiconductors. The main challenge lies in the restrictions tied to the instruction set architecture (ISA), essentially translators that determine how chips interact with software. The most widely used ISAs are controlled by monopolistic companies like Intel and ARM, which charge fees for working within their ISA systems and impose limits on how these can be adapted to new chip designs. The solution to this dilemma is an open-source ISA called RISC-V, developed at the University of California, Berkeley, in 2010. The technology was transferred to a non-profit foundation in 2015, which relocated from the United States to Zurich in 2020, adopting the name RISC-V International Ass...

Dettagli operativi

Chip research is a rapidly evolving field, with new challenges and opportunities constantly emerging. Canton Ticino, with its strategic location on the Swiss-Italian border, is ideally positioned to benefit from this growth. The arrival of RISC-V represents a major shift for the semiconductor industry, offering an open-source solution that can be adapted and improved by any entity without the restrictions imposed by monopolistic companies. The adoption of RISC-V by ETH Zurich and other Swiss research institutions is a strong indicator of this technology’s potential. RISC-V processors developed are specialized in areas like machine learning and artificial intelligence, demonstrating a 100-fold efficiency increase compared to traditional models. This not only reduces operational costs but also enhances performance and the sustainability of technological solutions. Switzerland, renowned for its innovation and precision, is uniquely positioned to lead this transition. Canton Ticino, in particular, can leverage this opportunity thanks to its proximity to Italy, a growing market for advanced technologies. Collaboration between universities, companies, and local research centers could lead to innovative solutions that can be exported globally. Economically, the adoption of RISC-V could bring new investments and job opportunities to the semiconductor sector. Companies embracing this open-source technology could save on licensing costs and development time, allowing them to focus on other areas of innovation. Additionally, the creation of new specialized processors could open up market opportunities for Swiss companies, which can utilize their local expertise to develop cutting-edge solutions. In summary, the arrival of RISC-V in Canton Ticino presents a unique opportuni...

Punti chiave

For companies operating in the semiconductor sector, it is worth keeping a close eye on developments in this field. The adoption of open-source technologies like RISC-V can offer significant advantages in terms of flexibility, cost, and innovation. Local universities and research centers, such as SUPSI and USI, can be ideal partners for developing new technological solutions. For workers in the industry, this transition offers new career opportunities. Skills in artificial intelligence and machine learning are increasingly in demand, and companies adopting RISC-V may offer specialized and well-paid roles. In conclusion, the arrival of RISC-V in Canton Ticino marks a significant shift for the semiconductor industry. With its strategic location and collaboration between universities, companies, and research centers, Ticino has the potential to become a global leader in the sector, attracting investments and talent from around the world. For more information and useful tools, check out our salary calculator. > 'Explicit authorization from the ISA owner is required. We switched to an open-source ISA to ensure our freedom to operate,' explained Luca Benini, professor at the Department of Information Technology and Electrical Engineering at ETH Zurich.

Punti chiave

[{"q":"What is the main advantage of using RISC-V over proprietary ISAs such as Intel and ARM?","a":"RISC-V offers the freedom to operate without monopolistic restrictions, explicit authorizations, or tariffs, allowing for greater flexibility and innovation."},{"q":"What is the role of the Canton of Ticino in semiconductor research with RISC-V?","a":"The Canton of Ticino has become a hub for chip research, specializing in niche areas such as the design of ultra-low power semiconductors, leveraging open-source RISC-V technology."},{"q":"How does Canton Ticino and Italy affect innovation in semiconductors?","a":"The strategic position of Ticino on the Italian-Switzerland border favours cross-border collaborations between research centres such as SUPSI and USI and Italian companies, accelerating the development of low-consumption RISC-V chips for sectors such as AI. This facilitates exchanges of skills and access to complementary markets."},{"q":"What are the economic benefits for a semiconductor frontierer in Ticino?","a":"Workers in the sector enjoy competitive salaries (averagely 80.000-100.000 CHF/year) and Swiss tax benefits, as well as opportunities in innovative companies such as those adopting RISC-V. The favorable CHF-EUR exchange (about 1,05) increases the purchasing power for those living in Italy."},{"q":"What skills are most required for those who want to work in the design of RISC-V chips in Ticino?","a":"Key skills include electronic engineering, machine learning, open-source architecture design and language knowledge such as Verilog or Chisel. Ticino universities (USI/SUPSI) offer specialized courses, while companies look for profiles with experience in energy optimization for AI applications."}]

Frequently Asked Questions
What is the main advantage of using RISC-V over proprietary ISAs such as Intel and ARM?
RISC-V offers the freedom to operate without monopolistic restrictions, explicit authorizations, or tariffs, allowing for greater flexibility and innovation.
What is the role of the Canton of Ticino in semiconductor research with RISC-V?
The Canton of Ticino has become a hub for chip research, specializing in niche areas such as the design of ultra-low power semiconductors, leveraging open-source RISC-V technology.
How does Canton Ticino and Italy affect innovation in semiconductors?
The strategic position of Ticino on the Italian-Switzerland border favours cross-border collaborations between research centres such as SUPSI and USI and Italian companies, accelerating the development of low-consumption RISC-V chips for sectors such as AI. This facilitates exchanges of skills and access to complementary markets.
What are the economic benefits for a semiconductor frontierer in Ticino?
Workers in the sector enjoy competitive salaries (averagely 80.000-100.000 CHF/year) and Swiss tax benefits, as well as opportunities in innovative companies such as those adopting RISC-V. The favorable CHF-EUR exchange (about 1,05) increases the purchasing power for those living in Italy.
What skills are most required for those who want to work in the design of RISC-V chips in Ticino?
Key skills include electronic engineering, machine learning, open-source architecture design and language knowledge such as Verilog or Chisel. Ticino universities (USI/SUPSI) offer specialized courses, while companies look for profiles with experience in energy optimization for AI applications.

Related articles